

Discrete/UMA /Muxless Schematics Document

AMD LIANO CPU FS1


AMD GPU Manhattan(Park/Madison M2)

and Vancouver(Seymour/Whistler M2)

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size A4	Document Number JE50 SB		Rev SB
Date: Friday, April 01, 2011	Sheet	1	of 102

JE50-SB Project code: 91.4M701.001



<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Sheet 2 of 102

Strapping

REQUIRED SYSTEM STRAPS USE this pin to determine INT/EXT CLK

PULL HIGH	EC PWM2 PCH GPO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
	LPC ROM DEFAULT	Allow PCIE GEN2 DEFAULT	S5_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode DEFAULT	ENABLE EC DEFAULT	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM	Force PCIE GEN1	S5_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)



USB Table



USB	
Pair	Device
0	USB 2.0 EXT2 (For SW Debug)
1	WLAN
2	NC
3	WWAN
4	BT
5	3G SIM Card
6	NC
7	CCD
8	NC
9	Card Reader
10	USB 3.0 port 1
11	USB 2.0 EXT2
12	USB 2.0 EXT3
13	NC

PCIE Routing


APU	
LANE0	LAN
LANE1	WWAN
LANE2	LAN
LANE3	

FCH	
LANE0	
LANE1	
LANE2	
LANE3	






APU_VREF_DQ



LAYOUT: place them close to APU



0920-SA

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

APU DDR(2/5)

Size

Document Number

JE50 SB


Rev


SB

Date: Friday, April 01, 2011

Sheet 5 of 102


SVC	SVD	Boot Voltage (VCC/GND)	Boot Voltage (open)
0	0	1.1	1.1
0	1	1.0	1.2
1	0	0.9	1.1
1	1	0.8	0.9






36A for VDD(35W CPU)
45A for VDD(45W CPU)

VDD:
10UF X7 0.22UF X2 10nF X3
180pF Cap for EMI requirment




18A for VDDNB(35W CPU)
22A for VDDNB(45W CPU)

VDDNB:
10UF X4 0.22UF X2
180pF Cap for EMI requirment



4A for VDDIO(35W CPU)
4.6A for VDDIO(45W CPU)

VDDIO:
10UF X2 0.22UF X6 4.7uFUF X4
180pF Cap for EMI requirment
3.5A for VDDP(35W/45W)




VDDP:
10UF X2 0.22uF X2
180pF Cap for EMI requirment

3A for VDDR(35W)
3.5A for VDDR(45W)



VDDR:
4.7UF X2 0.22uF X2
180pF Cap for EMI requirment

0.75A for VDDA(35W/45W)




Decoupling between processor and DIMMs
across VDDIO and VSS Split

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
APU Power(4/5)		
Size	Document Number	Rev
A3	JE50_SB	SB
Date: Friday, April 01, 2011		
Sheet 7 of 102		



(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number
JE50 SB

Rev
SB

(Blanking)

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	JE50 SB		SB
Date: Friday, April 01, 2011		Sheet 12 of	102

(Blanking)

<Variant Name>



緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title



Reserved


Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------





SO-DIMMB is placed farther from the Processor than SO-DIMMA





(Blanking)

<Variant Name>














緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved


Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------



GPP CLK port	Device	CLKREQ#
0	New Card	0
1	WLAN	1
2	WWAN	2
3	LAN	3
4	X	
5	X	
6	X	
7	X	
8	X	

Title: **HUDSON-M2(1/6)**
 Size: **JE50 SB**
 Date: **Fri, April 01, 2011**
 Sheet: **17** of **102**





VDDIO	MEM_1V5	MEM_1V35
1.5V	H	Don't Care
1.35V	L	H

VRAM SIZE	Vram size1 (GPIO176)	Vram size2 (GPIO177)
512M	0	0
1G	1	1
2G	1	0
undfine	0	1

<Variant Name>


緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
HUDSON-M2(3/6)		
Size	Document Number	Rev
Custor	JE50 SB	SB
Date:	Friday, April 01, 2011	Sheet 19 of 102

If not used HWM or GPIO ,PD 10K



SSID = S.B

REQUIRED STRAPS



CRB:PU 3.3V_AUX_S5
checklist:PU 3.3V_S5
no support S5 PLUS function,PU 3.3V_S5

REQUIRED SYSTEM STRAPS


USE this pin to determine INT/EXT CLK

	EC_PWM2 PCH GPO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC ROM DEFAULT	Allow PCIE GEN2 DEFAULT	S5_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM	Force PCIE GEN1	S5_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)

LPC ROM implemented
checklistsuggestion:
no PU or PD required
(integrated PU 10K)
CRB: do not stuff PU Res

Ball Name	Strap Function	Description
EC_PWM2	ROM Type	SPI ROM: 2.2-KΩ 5% pull-down LPC ROM: Pull-up to 3.3V_S5. External pull-up resistor is not required as FCH has integrated 10-KΩ pull-up to 3.3V_S5.

DEBUG STRAPS



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: FCH has 15K internal PU FOR PCI_AD[27:23]

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HUDSON-M2(5/6)

Size

Document Number


Rev


JE50 SB

SB

Date: Friday, April 01, 2011

Sheet 21 of 102





(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE50 SB

Rev

SB


Date: Friday, April 01, 2011

Sheet 23 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE50 SB	Rev SB
Date: Friday, April 01, 2011		Sheet 24 of 102



(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Reserved		
Size	Document Number				Rev
A4	JE50 SB				SB
Date: Friday, April 01, 2011		Sheet 25 of		102	


(Blanking)

<Variant Name>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			Reserved		
Size	Document Number				Rev
A4	JE50 SB				SB
Date: Friday, April 01, 2011			Sheet	26	of 102





Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.



ADJ IN
Over temperature threshold setting by external resistor divider
Floating= 85oC; GND=90oC; VCC=95oC




Layout 15 mil



For PWM FAN

VGA Thermal sensor P2800



<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Thermal P2800	
Size A3	Document Number JE50 SB
Date: Friday, April 01, 2011	Sheet 28 of 102



5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AMP

Size
A4

Document Number

JE50 SB

Rev

SB

Date: Friday, April 01, 2011

Sheet 30 of 102


5

4

3

2

1



5	4	3	2	1
D				D
C				C
B				B
A				A

<Variant Name>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RTS5138

Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------



(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title

Reserved



Size
A4

Document Number
JE50 SB

Rev
SB




Power Sequence



	5	4	3	2	1																
D																					
C																					
B	(Blanking)																				
A	<Variant Name> <table border="1"><tr><td colspan="2">緯創資通</td><td colspan="2">Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</td></tr><tr><td colspan="4">Title Reserved</td></tr><tr><td>Size A4</td><td colspan="2">Document Number JE50 SB</td><td>Rev SB</td></tr><tr><td>Date: Friday, April 01, 2011</td><td colspan="2">Sheet 37 of 102</td><td></td></tr></table>					緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title Reserved				Size A4	Document Number JE50 SB		Rev SB	Date: Friday, April 01, 2011	Sheet 37 of 102		
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.																			
Title Reserved																					
Size A4	Document Number JE50 SB		Rev SB																		
Date: Friday, April 01, 2011	Sheet 37 of 102																				

Adaptor in to generate DCBATOUT



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN JACK

Size

A4

Document Number

JE50 SB


Rev

SB

Date: Friday, April 01, 2011

Sheet 38 of 102

BATTERY CONNECTOR



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT_CONN

Size
A4


Document Number

JE50 SB
































Rev
SB

Date: Friday, April 01, 2011

Sheet 39 of 102



AD+ total power	R1	R2	AD+ total power	R1	R2
65w	187k	49.9k	80w	137k	49.9k
90w	121k	49.9k			




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

Title: **CHARGER BQ24745**

Size: Custom Document Number: **JE50 SB** Rev: **SB**

Date: Friday, April 01, 2011 Sheet: 40 of 102




0803-SA for layout issue

Id=14.3A
Qg=9.2~14nC
Rdson=11~14mohm

84.15N03.A37
2ND = 84.08064.A37


84.28003.037
2nd = 84.08057.037

Id=26.5A
Qg=40.6~61nC
Rdson=2.6~3.2mohm



Iomax=22A
peak current>27A


Iomax=18A
OCP>27A



[illegible]

 緯創資通		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RT8207L (1D5V S3/0D75V S0)			
Size	Document Number		Rev
Custom	JE50 SB		SB
Date:	Friday, April 01, 2011	Sheet 44 of	102

APL5916 for VDDR&VDDP(1D2V_S0)



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
APL5916(1D2V S0)			
Size A3	Document Number	Rev	
	JE50 SB		SB
Date:	Friday, April 01, 2011	Sheet 45 of	102




Title			
RT8238 (1D1V S5)			
Size A3	Document Number		Rev
	JE50 SB		SB
Date:	Friday, April 01, 2011	Sheet 46 of	102

(Blanking)

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
		Title Reserved	
Size A4	Document Number JE50 SB		Rev SB
Date: Friday, April 01, 2011		Sheet 47 of	102


RT9025 for 2D5V_S0



<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RT9025(2D5V_S0)			
Size A4	Document Number		Rev
	JE50 SB		SB
Date:	Friday, April 01, 2011	Sheet 48 of	102

INVERTER POWER



[illegible]

Close to VGA chip

Checklist:
Suggestion to stuff 499-ohm for DIS
P/N: 64.49905.6DL

07211 -SA
ESD Protected:2KV

R5113
100KR2J-1-GP

R5114
2N7002X-5-GP

R5115
84.2N702.J31

R5116
2ND = 84.2N702.031

R5117
2N7002X-5-GP

R5118
2N7002X-5-GP

R5119
2N7002X-5-GP

R5120
2N7002X-5-GP

R5121
2N7002X-5-GP

HDMI PLL GND

HDMI CLK# R C#
HDMI CLK# R C#
HDMI DATA0# R C#
HDMI DATA0# R C#
HDMI DATA1# R C#
HDMI DATA1# R C#
HDMI DATA2# R C#
HDMI DATA2# R C#

```

confrim by NXP FAE
Do not need PU Res,
Reserve PU Res for debug furtur

```

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
HDMI Level Shifter/Connector			
Size A2	Document Number		Rev
	JE50 SB		SB
Date:	Friday, April 01, 2011	Sheet 51 of	102

(Blanking)

<Variant Name>

緯創資通


Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A4	Document Number JE50 SB	Rev SB
------------	----------------------------	-----------



(Blanking)

<Variant Name>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------



(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A4	Document Number JE50 SB	Rev SB
------------	----------------------------	-----------

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
ITP		
Size	Document Number	Rev
A4	JE50 SB	SB

SSID = SATA


SATA HDD Connector



ODD Connector

SATA_RX- and SATA_RX+ Trace
Length match within 10 mil




Following AMD routing table



If support Zero Power ODD

Stuff R5604, R5612, Q5601 and R5613 TC5604 and U5601

DY R5603



When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
HDD/ODD		
Size	Document Number	Rev
A3	JE50 SB	SB
Date: Friday, April 01, 2011		
Sheet 56 of 102		


(Blanking)

<Variant Name>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title ESATA/USB Charger		
Size A4	Document Number JE50 SB	Rev SB
Date: Friday, April 01, 2011		Sheet 57 of 102

SSID = AUDIO

Speaker Connector



MIC IN



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio Jack

Size	A3
------	----


Document Number

JE50 SB





Rev
SB

Date: Friday, April 01, 2011

Sheet 58 of 102



0914-SA for Vendor Suggestion




0914-SA for EMI

<Variant Name>


SPI FLASH ROM (2M byte) for KBC

The schematic diagram illustrates the connection of a 2M-byte SPI Flash ROM (MX25L1606EM2I-12G-GP, U6001) to the KBC system. The chip is connected to the 3D3V_AUX_S5 power source via a 3.3V supply (R6001, 10KR2J-3-GP) and ground (pin 4). The chip's CS# (pin 1) is connected to the SPI_HOLD_0# signal. The chip's SO/SIO1 (pin 2) is connected to the SPI_SO signal. The chip's WP# (pin 3) is connected to the SPI_CLK_R signal. The chip's SI/SIO0 (pin 5) is connected to the SPI_SI_R signal. The chip is also connected to a 3.3V supply (pin 8) and ground (pin 7). The chip is labeled with '72.25160.B01' and '2nd = 72.25Q16.001'. The schematic includes various components like resistors (R6001, R6002, R6003), capacitors (C6000, C6001, C6002), and diodes (D6001, D6002).



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Flash/RTC	
Size A3	Document Number JE50 SB
Date: Friday, April 01, 2011	Sheet 60 of 102 SB

110221 SB Change from port2 to port1



USB 3.0 Connector
Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
USB 3.0		
Size	Document Number	Rev
A4	JE50 SB	SB
Date:	Friday, April 01, 2011	Sheet 62 of 102

ANNIE Bluetooth Module

1.5A / High Active Voltage 2V



<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLUE TOOTH			
Size A4	Document Number JE50 SB		Rev SB
Date:	Friday, April 01, 2011	Sheet 63 of	102


(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved	
Size A4	Document Number JE50 SB
Date Friday, April 01, 2011	Rev SB
Sheet 64 of 102	


Mini Card Connector(802.11a/b/g/n)

R6504~R6509 close to Debug connector




放在DIMM door可量測處

PTW0-CONN52A-8-GP
20.F1518.052
2ND = 20.F1764.052
3RD = 62.10043.981




110325-1
Reserve for
HB97 driver loss issue



<Variant Name>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: WLAN			
Size A3	Document Number	Rev	
	JE50 SB	SB	
Date: Friday, April 01, 2011	Sheet 65	of 102	

Mini Card Connector(WWAN)



<Variant Name>

緯創資通

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN

Size
A3

Document Number

JE50 SB

Rev

SB

Date: Friday, April 01, 2011

Sheet 66 of 102

(Blanking)


<Variant Name>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			<i>Reserved</i>		
Size	Document Number				Rev
A4	JE50 SB				SB
Date: Friday, April 01, 2011			Sheet	67	of 102


Power button LED







Power STDBY_LED





Battery LED2 (DC_BATFULL)




Battery LED1 (CHARGE)




SATA HDD LED



WLAN_LED



3G LED




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LED Bard/Power Button		
Size	Document Number	Rev
A3	JE50 SB	SB
Date:	Friday, April 01, 2011	Sheet 68 of 102

Internal KeyBoard Connector

2nd = 20.K0255.026




MB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
KB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26



1 **K/B** 26

TOUCH PAD

20.K0315.012
2nd = 20.K0370.012



1 12
T/P



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad

Size
A4


Document Number

JE50 SB

Rev
SB

Date: Friday, April 01, 2011

Sheet 69 of 102



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4

Document Number


JE50 SB

Rev
SB


Date: Friday, April 01, 2011

Sheet 70 of 102

110218 SB BOM Change



HDT+ Connectors



CRB:placed 0-ohm

Checklist: If both SCAN and HDT+ header are implement

placed 15-ohm

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Dubug connector</i>			
Size A4	Document Number JE50 SB		Rev SB
Date:	Friday, April 01, 2011	Sheet 71 of	102



(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved	
Size A4	Document Number JE50 SB
Date Friday, April 01, 2011	Rev SB
Date Friday, April 01, 2011	
Sheet 73 of 102	

SD/XD/MS Card Reader

SSID = SDIO



Pin No.	SD/MMC	MS/MS PRO	xD
P1	xD-R/B		2P
P2	xD-RE		3P
P3	xD-CE		4P
P4	xD-CLE		5P
P5	xD-ALE		6P
P6	xD-WE		7P
P7	xD-WP		8P
P8	xD-D0		10P
P9	xD-D1		11P
P10	SD-DAT2	8P	
P11	SD-DAT3	1P	
P12	SD-CMD	2P	
P13	4in1-GND	3P/6P	1P/10P 1P/9P
P14	MS-VCC	8P	
P15	MS-SCLK	8P	
P16	MS-DATA3	7P	
P17	MS-INS	6P	
P18	MS-DATA2	5P	
P19	MS-DATA0	4P	

Pin No.	SD/MMC	MS/MS PRO	xD
P20	MS-DATA1		3P
P21	MS-BS		2P
P22	4in1-GND	3P/6P	1P/10P 1P/9P
P23	SD-VCC	4P	
P24	SD-CLK	5P	
P25	SD-DAT0	7P	
P26	xD-D2		12P
P27	xD-D3		13P
P28	xD-D4		14P
P29	SD-DAT1	8P	
P30	xD-D5		15P
P31	xD-D6		16P
P32	xD-D7		17P
P33	xD-VCC		18P
P34	xD-CO-SW		18P
P35	SD-WP-SW	SD-WP-SW	
P36	SD-CO-SW	SD-CO-SW	
P37	4 IN 1-GND	SD-WP/CO-SW-GND	
P38			

<Variant Name>

Card-reader Off-Page

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size

A4

Document Number

JE50 SB

Rev

SB

Date: Friday, April 01, 2011

Sheet 74 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE50 SB	Rev SB
Date: Friday, April 01, 2011		Sheet 75 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved	
Size A4	Document Number JE50 SB
Date Friday, April 01, 2011	Rev SB
Sheet 76 of 102	

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

JE50 SB

Rev
SB


Date: Friday, April 01, 2011

Sheet 78 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved	
Size A4	Document Number JE50 SB
Date Friday, April 01, 2011	Rev SB
Sheet 80 of 102	



(Blanking)

<Variant Name>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------

110221 SB Change from port1 to port3
110221 SB Change from port0 to port2



USB3 CARD

110217
change from port8 to port0




20.K0315.014


2nd = 20.K0370.014

<Variant Name>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
IO Board Connector		
Size	Document Number	Rev
A4	JE50 SB	SB
Date:	Friday, April 01, 2011	Sheet 82 of 102



CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
RESERVED	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)
RESERVED	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYSN		X	1



JTAG SIGNAL OPTION			
Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC

<Variant Name>



















緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title: **GPU PCIe(STRAPPING(1/5))**

Size: Custom Document Number: **JE50 SB** Rev: **SB**

Date: Friday, April 01, 2011 Sheet: 83 of 102

Table with 10 columns: Address, DVPDATA[3:0], Vendor, PN, Speed, Rev, D, Die, NEW, I. It lists various memory modules and their specifications.





<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU-VRAM7,8 (4/4)	
Size A3	Document Number JE50 SB
Date: Friday, April 01, 2011	Sheet 91 of 102

[illegible]
$$V_{out} = 0.75V * [1 + R1 / (R2 // R4)]$$





$$V_{out} = 0.75V * (1 + R1 // R2)$$

Field side feedback 3D mark, D2D low % error
Increase voltage to 1.15V for suffer weak VGA

$$\begin{aligned} V_{out} &= 0.75V * [1 + R1 / (R2 // R3 // R4)] \\ V_{out} &= 0.75V * [1 + R1 / (R2 // R4)] \\ V_{out} &= 0.75V * (1 + R1 // R2) \end{aligned}$$


[illegible]

	PE_GPIO0	PE_GPIO1
dGPU mode	H	H
IGPU	L	L
IGPU with BACO	H	H




```
3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Cores should ramp-up before 1V_VGA_S0
1V_VGA_S0 should ramp up before 1D8V_VGA_S0
1D5V_VGA_S0 sequence no define specially

So 1D5V_VGA_S0 EN have to fine tune RC delay
after 1V_VGA_S0
```





101123



0804-SA

CRT Hsync & Vsync level shift



if Co-layout LVDS and EDP panel,
have to place Res near LVDS Cap
for Reflection Prevent


<Variant Name>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LVDS Switch			
Size	Document Number	Rev	
A3	JE50 SB	SB	
Date:	Friday, April 01, 2011	Sheet	94 of 102

(Blanking)

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A	JE50 SB		SB
Date:	Friday, April 01, 2011		Sheet 95 of 102



(Blanking)

<Variant Name>

緯創資通



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------


110223 SB RF Solution




Check test point

- 3D3V_S0 1 TP9701
- 3D3V_AUX_S5 1 TP9702
- 3D3V_S5 1 TP9703
- 5V_S5 1 TP9704
- 18,27 PM_PWRBTN# <<< 1 TP9705
- 6,17,36,71 H_CPUPWRGD_E >>> 1 TP9706
- 27,36 S5_ENABLE <<< 1 TP9707
- 10,17,27,36 A_RST# >>> 1 TP9708


Test Point 放在 Dimm Door 打開可量測處





SYSTEM THERMAL



WLAN



WWAN



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			UNUSED PARTS/CAP	
Size A3	Document Number	JE50 SB		Rev SB
Date: Friday, April 01, 2011	Sheet 97	of 102		

Modify list

65 W: PR4007 -> 187K(64.18735.6DL)
90 W: PR4007 -> 121K (64.12135.6DL)


UMA and PX R5114 ~ R5121 -> 604-ohm (64.60405.6DL)
Diserete -> R5114 ~ R5121-> 499-ohm(64.49905.6DL)

R8332 stuff 1K for Mannhatton VGA
stuff 5.1K(64.51015.6DL) for Vancouver VGA

if use LVDS L8711,L8709 stuff 0-ohm 0603
if use LVDS L8701,L8708 stuff bead 0603

if use EDP L8711,L8709 stuff bead 0603 ohm
if use EDP L8701,L8708 stuff 0-ohm 0603


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change History			
Size A4	Document Number JE50 SB		Rev SB
Date: Friday, April 01, 2011	Sheet	98	of 102

POWER SEQUENCE

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
POWER SEQUENCE		
Size	Document Number	Rev
A4	JE50 SB	SB
Date:	Friday, April 01, 2011	Sheet 99 of 102



<Core Design>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Power Block Diagram			
Size A3	Document Number JE50 SB		Rev SB
Date: Friday, April 01, 2011	Sheet	100 of	102



<Core Design>			
緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia,		Taipei 10611, Taiwan, R.O.C.	
Title			
SMBUS BLOCK DIAGRAM			
Size	Document Number		Rev
A2	JE50_SB		SB
Date: Friday, April 01, 2011		Sheet 101 of	102

Thermal Block Diagram

Audio Block Diagram



www.s-manuals.com